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Abstract— The trend for increased data rates and mobility in 
broadband wireless communication systems requires that systems 
be designed to operate with high spectral efficiency in wideband 
channels.  Such requirements make OFDM an attractive 
transmission technology due to the fact it exploits the 
computational efficiency associated with frequency domain 
equalisation.  This has lead to the analysis of the applicability of 
such techniques to existing systems [1][2].  In particular, the 
3GPP-UMTS system, where HSDPA offers a significant increase 
in performance by using multi-code W-CDMA transmission, is 
considered herein. This paper proposes a computationally 
efficient solution that performs equalisation and despreading 
using frequency domain processing, enabling the same equaliser 
to be used for both OFDM and W-CDMA.  The solution is thus 
particularly applicable to devices that support fixed-mobile 
convergence where multi-mode support of these two transmission 
techniques is likely to be required.  A complexity analysis is 
included and performance is verified though simulation.   
Keywords- Frequency domain equalisation, HSDPA, 
Reconfigurable radio. 
I.  INTRODUCTION 
OFDM is proving to be an attractive solution for radio 
communication systems that support high data rates through 
dispersive channels.  This is largely due to the fact that the use of 
frequency domain processing enables computationally efficient 
equalisation of the wideband channel to be performed. 
Significant analysis of the application of computationally 
efficient frequency domain equalisation for other 
communication systems based on a wideband single carrier 
modulation has been performed [1][2].  The analysis suggests 
that, providing a cyclic prefix is available, equalisation becomes 
computationally feasible.  However, it is typically found in these 
systems, such as the current 3G mobile based on W-CDMA, that 
no cyclic prefix exists as, at the time of design, it was assumed 
time domain processing would be used.  Thus techniques that 
enable frequency domain equalisation without requirement of a 
cyclic prefix are considered in this paper, building on the 
previous work. 
In particular, the applicability of such techniques to the 
3GPP UMTS-HSDPA system is considered as frequency 
domain equalisation is relevant for two reasons.  The first being 
that in order to realize the peak data rates of 14Mbps enabled by 
the standard, advanced techniques are required in HSDPA 
enabled receivers; simple RAKE receivers would significantly 
restrict the performance due to a combination of the low 
spreading factors used and their lack of ability to combat the loss 
of spreading code orthogonality, a product of multi-path 
propagation.  In this case, frequency domain processing would 
make the implementation of chip level equalisers feasible 
resulting in a significant performance improvement. 
Secondly, the process of fixed mobile convergence that is 
likely to occur through projects such as BT’s bluephone will 
require the implementation of more than one radio access mode 
in the terminal [3].  As OFDM is being adopted in many of the 
standardised systems offering broadband wireless access, such 
as 802.11/HiperLAN and 802.16/HiperMAN, and 3G systems 
are likely to exist for several years, the same equaliser based on 
frequency domain processing can be used for both transmission 
techniques. 
The remainder of the paper is organised as follows:  Section 
II develops the frequency domain equaliser in the case of ideal 
cyclic prefix insertion in the transmitter; Section III develops a 
technique for mitigating the effects of beyond cyclic prefix 
multi-path; Section IV provides a computational complexity 
comparison of the various algorithms; Section V provides 
simulation results; and Section VI concludes the work.  
II. FREQUENCY DOMAIN RECEIVERS 
The use of frequency domain equalisers in OFDM is well 
documented.  This section details the development of an 
equivalent frequency domain equaliser for W-CDMA, initially 
assuming that a cyclic prefix is available. 
A. Frequency domain equalisation   
In the case of a cyclic prefix at least the same length as the 
maximum delay spread of the channel, the signal at the input to 
the receiver after segmentation and subsequent removal of the 
cyclic prefix is given by: 
iiCi nsHr +=  (1) 
 
Where ir  is the i
 th block of the received signal, is  is the i
 th  
block of transmitted spread symbols or chips prior to insertion of 
cyclic prefix, in  is the noise and CH  is the circulant channel 
matrix of the following form: 
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(2) 
 
Where h  is the complex channel impulse response vector.  
Due to the fact CH  is a circulant matrix, it is diagonalised by the 
DFT and IDFT matrix such that [4]: 
FHFH C
H
f =  (3) 
 
Where F  is the symmetric matrix given by 
( ) ( )( )( )NnmjNnm 112exp, 21 −−= − πF . The diagonal 
elements of fH  are given by the DFT of the channel impulse 
response, h : 
hFh Hf N
21
=  (4) 
 
The output of the time domain MMSE equaliser and hence 
estimation of the transmitted chips is given by: 
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Where 2sσ  and 
2
nσ  are the signal and noise power 
respectively and 222 sn σσδ = .  By substituting (3) into (5), it is 
possible to arrive at a description of the frequency domain 
MMSE equaliser: 
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Where the block subscript is dropped and fs  and fn  are the 
frequency domain versions of the transmitted spread signal and 
noise and fsˆ  is the estimated frequency domain version of the 
transmitted spread signal.  Due to the fact fH  is diagonal it 
follows that the denominator in the frequency domain MMSE 
estimator matrix fW  is also diagonal and therefore the inverse 
of the denominator is given simply by: 
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Hence, matrix inversion is not required in the case of 
frequency domain equalisation. 
B. Frequency domain despreading 
After equalisation it is possible to use the spreading code 
matched filter to despread the equalised signal yielding the 
estimate of the transmitted symbol sequence [5].  Due to the fact 
the channel is equalised, only a single output of the filter is 
required per symbol. 
Alternatively, it is possible to perform joint equalisation and 
despreading in the frequency domain, where the estimate of the 
transmitted symbol at the output of the combined detector is 
given by: 
[ ] [ ] [ ] [ ]{ }krkwkcIFFTny fff=  (8) 
 
Where fc  is the FFT of the spreading code,  { }ff diag Ww =  and fr  is the FFT of ir . 
The estimate of the N  transmitted symbols in the length 
NC  block with a spreading factor of C  are then given by 
[ ] [ ]iCyid =ˆ , where 1,,0 −= Ni …  is the symbol number.  Thus 
it is only necessary to calculate CN  points of the IFFT and 
hence a reduction in computational complexity can be afforded 
by performing despreading in the frequency domain. 
III. INTER-BLOCK INTERFERENCE SUPPRESSION 
If the cyclic prefix is no longer available, or is insufficient in 
length, then interference will be experienced from the tail of the 
previous block and energy from the current block will be lost in 
to the following block.  It follows that the received signal in the 
case of no cyclic prefix is given by: 
iiIBIiIBIiCi nsHsHsHr +−+= −1  (9) 
 
Where the inter-block interference matrix, IBIH  , is defined 
as: 
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Such that IBIC HHH −= . 
The impact this has on the bit error rate across the received 
block is illustrated in Fig. 1 where the blue line indicates that the 
error is greatest at the block edges. 
The technique proposed in this paper to mitigate the effects 
is to extract the middle section of the block at the output of the 
equaliser, where the BER is at its lowest.  In order to prevent 
samples from being lost as a result of discarding the edges of the 
block, overlapping of consecutive blocks is performed at the 
input of the equaliser.  Thus by adopting this technique, as 
illustrated in Fig. 2, it will be possible to reduce the average 
BER experienced in the case of insufficient cyclic prefix whilst 
maintaining a continuous stream of received symbols. 
This process is referred to as “overlap and extract” (OAE) 
due to the nature of the processing performed. 
IV. COMPUTATIONAL COMPLEXITY 
Due to the impracticalities associated with optimal time 
domain linear MMSE equalisation, it is assumed that a 
sub-optimal finite length linear transversal filter is used to 
perform time domain equalisation where the number of taps are 
set equal to the channel delay spread.  Thus the time domain 
equaliser requires a K point convolution per chip comprising K 
multiplications, where K must be at least the same as the number 
of chips that constitute the channel delay spread.  Whereas the 
frequency domain equaliser requires an NC-point FFT followed 
by NC frequency domain multiplications and finally an 
NC-point IFFT to process NC chips, where N  and C  are 
respectively the number of symbols per block and number of 
chips per symbol. 
In the case of time domain processing, despreading can be 
performed following equalisation by a single correlator and 
accumulator, adding an additional complexity of C  multiplies 
per symbol.  Thus the total complexity for N  symbols is given 
by the equation in Table I. 
For frequency domain despreading, only N  bins of the NC  
point IFFT require computation.  The effect this has is that the 
number of butterflies in the IFFT requiring computation is 
reduced, as illustrated in Fig. 3.  It is found that in general the 
required number of butterflies is given by: 
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Whilst the overlap and extract algorithm does not require 
any further computational elements, the fact that a proportion of 
the output samples from any one block are discarded results in 
the computational resource used to compute these being wasted.  
The extra computational load is therefore due to the fact that 
processing P samples only results in Q results.  Defining the 
number of discarded samples, or total region of overlap, as 
QPO −= , the increase in computational load is given by the 
factor ( ) NCNCO + .  The same also applies to the case of 
where frequency domain despreading is incorporated into the 
equalisation process, where O  must be set as a multiple of the 
spreading factor and may consequently compound the increase 
in computational load. 
In summary, Table I presents equations for calculating the 
multiplicative computational complexity of the three algorithms 
along with that of a RAKE receiver that tracks L  multi-paths 
[6]. 
TABLE I.  COMPUTATIONAL COMPLEXITY EQUATIONS. 
Algorithm Number of multiplications  
TD-RAKE ( )LLCN +  
TD-MMSE NCKNC +  
FD-MMSE ( ) BNCNCNC ++ 2log
2 2
 
FD-MMSE-OAE ( )
NC
NCOBNCNCNC +


++ 2log
2 2
 
 
Table II compares the total multiplicative computational 
complexity per symbol of the four receivers for the case of a 
block size of 1024 with 16=C  (as used in HSDPA [7]) and an 
ITU vehicular A (VA) and B (VB) channel [8] at the sample rate 
used in UMTS of 3.84Msps which results in 6 multipaths with a 
delay spread of 10 and 77 samples respectively.  The overlap 
used was 32 and 160 for the VA and VB channels respectively. 
TABLE II.  COMPUTATIONAL COMPLEXITY COMPARISON. 
Multiplications per symbol 
Receiver 
ITU VA ITU VB 
RAKE 102 102 
TD-MMSE 176 1248 
FD-MMSE 130 130 
FD-MMSE-OAE 134 150 
 
Thus the computational complexity of the FD-MMSE-OAE 
algorithm is between 1.3 and 1.5 times that of the RAKE and 
between 0.76 and 0.12 of a time domain equaliser, depending on 
the multi-path delay spread. 
V. SIMULATION RESULTS 
Simulation of multi-code W-CDMA transmission through an 
ITU VA VB multi-path channel were conducted for QPSK 
modulation and a spreading factor of 16.  Fig. 4 shows the 
performance of a RAKE, FD-MMSE receiver with and without 
CP insertion and FD-MMSE receiver using OAE to mitigate 
inter-block interference for a block size of 1024 and a VA 
channel and Fig. 5 shows results for the case of a VB channel. 
Comparing the performance of the FD-MMSE with cyclic 
prefix and the FD-MMSE-OAE it is apparent that whilst similar 
performance was achievable in the case of a VA channel, for 
the case of multi-code transmission through a VB channel 
performance degradation was experienced.  However, the 
FD-MMSE-OAE algorithm improved the BER that was 
achieved by the FD-MMSE with no cyclic prefix.  Further, in 
all cases FD-MMSE was shown to significantly outperform the 
RAKE receiver. 
 
VI. CONCLUSION 
In conclusion, a computationally efficient receiver based on 
frequency domain equalisation and despreading has been 
proposed that has similar performance in the absence of cyclic 
prefix the MMSE equaliser with cyclic prefix for a suitable 
block size after transmission through a VA channel. 
Whilst its performance is shown to degrade in more 
dispersive channels, it always offers significant performance 
increase over the RAKE receiver for no more that 1.5 time the 
complexity of the RAKE and significantly less than that 
required for a time domain equaliser. 
Furthermore, as the architecture is based on frequency 
domain processing it would be possible to implement it in such 
a way that only a limited amount of reconfiguration would be 
required for a switch between reception of W-CDMA and 
OFDM signal, as the FD-MMSE-OAE equaliser contains all 
the processing components required for OFDM frequency 
domain based equalisation. 
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Fig. 1.  Uncoded BER across the block for QPSK, SNR=20dB, spreading 
factor 16, block size of 1024 chips through a Vehicular B channel for (blue) 
no cyclic prefix, (red) OAE with overlap of 80 samples at either end of the 
block.  
 
 
 
 
Fig. 2.  OAE algorithm. 
 
 
    
 (a)  (b) 
Fig. 3.  Complexity analysis of modified IFFT for frequency domain 
despreading for the case of a block size of 16 for spreading factor of (a) 4 
and (b) 8. 
 
 
 
 
Fig. 4.  BER as a function of SNR at the output of the receiver performing 
frequency domain equalisation and despreading using (i) RAKE, (ii) 
FD-MMSE with cyclic prefix, (iii) FD-MMSE without CP, (iv) FD-MMSE 
with OAE for block size of 1024 and VA channel for 1 and 16 multi-code 
transmission. 
 
 
 
Fig. 5.  BER as a function of SNR at the output of the receiver performing 
frequency domain equalisation and despreading using (i) RAKE, (ii) 
FD-MMSE with cyclic prefix, (iii) FD-MMSE without CP, (iv) FD-MMSE 
with OAE for block size of 1024 and VB channel for 1 and 16 multi-code 
transmission. 
 
